10.8.7 External Debug Device ID Register 0

The EDDEVID characteristics are:
Provides extra information for external debuggers about features of the debug implementation.
Usage constraints
Accessible through the internal memory-mapped interface and the external debug interface. The access conditions are:
- - - - - RO
Table 11-1 External register access conditions describes the access conditions.
The EDDEVID is in the Debug power domain.
See 10.7 Memory-mapped register summary.
The following figure shows the EDDEVID bit assignments.
Figure 10-13 EDDEVID bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the EDDEVID bit assignments.

Table 10-17 EDDEVID bit assignments

Bits Name Function
[31:28] - Reserved, RES0.
[27:24] AuxRegs
Indicates support for auxiliary registers. The possible values are:
0x1External Debug Auxiliary Control Register, EDACR, is implemented.
[23:4] - Reserved, RES0.
[3:0] PC Sample
Indicates the level of sample-based profiling support using external debug registers 40 through 43. Valid values of this field in v8-A are:
0x3EDPCSR, EDCIDSR, and EDVIDSR are implemented.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.