11.7 Memory-mapped register descriptions

This section describes the Cortex-A72 processor PMU registers accessible through the memory-mapped and debug interfaces.

11.6 Memory-mapped register summary provides cross-references to individual registers.
This section contains the following subsections:
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.