11.7.6 Performance Monitors Overflow Status Snapshot Register

The PMOVSSR characteristics are:
Purpose
Captures a copy of the PMOVSR register. After capture, writes to PMOVSSET_EL0 and PMOVSCLR_EL0 do not affect the PMOVSSR value.
Usage constraints
The external accessibility to the PMOVSSR by condition code is:
Off DLK OSLK EPMAD SLK Default
Error Error RO RO RO RO
Table 11-1 External register access conditions describes the condition codes.
Configurations
There is no configuration information for PMOVSSR.
Attributes
See the register summary in Table 11-7 Memory-mapped PMU register summary.
See the ARM® Architecture Reference Manual ARMv8 for more information about the PMOVSR register.
PMOVSSR can be accessed through the internal memory-mapped interface and the external debug interface, offset 0x614.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.