11.9 Interrupts

The Cortex-A72 processor asserts the nPMUIRQ signal when an interrupt is generated by the PMU.

You can route this signal to an external interrupt controller for prioritization and masking. This is the only mechanism that signals this interrupt to the processor.
Interrupt is also driven as a trigger input to the CTI.
Related information
Chapter 12 Cross Trigger
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.