Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
ARM® Cortex®-A72 MPCore Processor Technical Reference ManualRevision r0p2
Home > Embedded Trace Macrocell > Register descriptions > Trace Cycle Count Control Register

13.7.6 Trace Cycle Count Control Register

The TRCCCCTLR characteristics are:
Purpose
Sets the threshold value for cycle counting.
Usage constraints
Only accepts writes when the trace unit is disabled.
This register must be programmed if TRCCONFIGR.CCI is set to 1.
Configurations
Available in all configurations.
Attributes
A 32-bit RW trace register.
See 13.6 Register summary.
The following figure shows the TRCCCCTLR bit assignments.
Figure 13-7 TRCCCCTLR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the TRCCCCTLR bit assignments.

Table 13-9 TRCCCCTLR bit assignments

Bits Name Function
[31:12] - Reserved, RES0.
[11:0] Threshold Sets the threshold value for instruction trace cycle counting.
The TRCCCCTLR can be accessed through the internal memory-mapped interface and the external debug interface, offset 0x038.
Related information
13.7.1 Trace Configuration Register
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved. 
Home > Embedded Trace Macrocell > Register descriptions > Trace Cycle Count Control Register