13.7.19 Trace ID Register 2

The TRCIDR2 characteristics are:
Purpose
Returns the maximum size of the following parameters in the trace unit:
  • Data value.
  • Data address.
  • VMID.
  • Context ID.
  • Instruction address.
Usage constraints
There are no usage constraints.
Configurations
Available in all configurations.
Attributes
See 13.6 Register summary.
The following figure shows the TRCIDR2 bit assignments.
Figure 13-20 TRCIDR2 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the TRCIDR2 bit assignments.

Table 13-22 TRCIDR2 bit assignments

Bits Name Function
[31:29] - Reserved, RES0.
[28:25] CCSIZE
Indicates the size of the cycle counter in bits minus 12. This value is:
0x0The cycle counter is 12 bits in length.
[24:20] DVSIZE
Indicates the data value size in bytes. This value is:
0x0Data value tracing is not supported. TRCIDR0.TRCDATA must be 0b00.
[19:15] DASIZE
Indicates the data address size in bytes. This value is:
0x0Data address tracing is not supported. TRCIDR0.TRCDATA must be 0b00.
[14:10] VMIDSIZE
Indicates the VMID size. This value is:
0x1Maximum of 8-bit VMID size, therefore TRCCONFIGR.VMID is supported.
[9:5] CIDSIZE
Indicates the Context ID size. This value is:
0x4Maximum of 32-bit CID size, therefore TRCCONFIGR.CID is supported.
[4:0] IASIZE
Indicates the instruction address size in bytes. This value is:
0x8Maximum of 64-bit address size.
The TRCIDR2 can be accessed through the internal memory-mapped interface and the external debug interface, offset 0x1E8.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.