13.7.33 Trace Integration Test ATB Control Register 0

The TRCITATBCTR0 characteristics are:
Controls signal outputs when TRCITCTRL.IME is set.
Usage constraints
There are no usage constraints.
Available in all configurations.
See 13.6 Register summary.
The following figure shows the TRCITATBCTR0 bit assignments.
Figure 13-34 TRCITATBCTR0 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the TRCITATBCTR0 bit assignments.

Table 13-36 TRCITATBCTR0 bit assignments

Bits Name Function
[31:10] - Reserved, RES0
[9:8] ATBYTESM[1:0] Drives the ATBYTESM outputs
[7:2] - Reserved, RES0
[1] AFREADYM Drives the AFREADYM output
[0] ATVALIDM Drives the ATVALIDM output
The TRCITATBCTR0 can be accessed through the internal memory-mapped interface and the external debug interface, offset 0xEF8.
Related information
13.7.34 Trace Integration Mode Control register
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.