| Non-Confidential |  PDF version | ARM 100095_0002_03_en | ||
| ||||
| Home > Signal Descriptions > ACE and CHI interface signals > Asynchronous error signals | ||||
| Non-Confidential | PDF version | ARM 100095_0002_03_en | ||
| ||||
| Home > Signal Descriptions > ACE and CHI interface signals > Asynchronous error signals | ||||
Table A-8 Asynchronous error signals
| Signal | Type | Description |
|---|---|---|
| nEXTERRIRQ | Output | Error indicator for an AXI or CHI write
transaction with a write response error condition.
Writing 0 to bit[29] of the L2ECTLR clears the error
indicator.
|
| nINTERRIRQ | Output | Error indicator for an L2 RAM double-bit
ECC error.
Writing 0 to bit[30] of the L2ECTLR clears the error
indicator.
|
| Non-Confidential | PDF version | ARM 100095_0002_03_en |
| Copyright © 2014, 2015 ARM. All rights reserved. |
| Home > Signal Descriptions > ACE and CHI interface signals > Asynchronous error signals |