ARM Cortex-A72 MPCore Processor Technical Reference Manual : A.9.1 CHI clock and configuration signals

Non-Confidential

ARM 100095_0002_03_en

ARM^® Cortex^®-A72 MPCore Processor Technical Reference Manual

Revision r0p2

Home > Signal Descriptions > CHI interface signals > CHI clock and configuration signals

The following table shows the clock and configuration signals for the CHI interface.

Table A-9 CHI clock and configuration signals

Signal	Type	Description
SCLKEN	Input	CHI interface clock enable
SINACT	Input	CHI snoop active in
NODEID[6:0]	Input	CHI node identifier. This signal is only sampled during powerup reset of the processor.
RXSACTIVE	Input	Receive pending activity indicator
TXSACTIVE	Output	Transmit pending activity indicator
RXLINKACTIVEREQ	Input	Receive link active request
RXLINKACTIVEACK	Output	Receive link active acknowledge
TXLINKACTIVEREQ	Output	Transmit link active request
TXLINKACTIVEACK	Input	Transmit link active acknowledge

Non-Confidential	PDF version	ARM 100095_0002_03_en
Copyright © 2014, 2015 ARM. All rights reserved.

Home > Signal Descriptions > CHI interface signals > CHI clock and configuration signals