Non-Confidential | ![]() | ARM 100095_0002_04_en | ||
| ||||
Home > Performance Monitor Unit > Memory-mapped register descriptions > Performance Monitors Component Identification Registers |
There are four read-only Performance Monitors Component Identification Registers, Performance Monitors Component ID0 through Performance Monitors Component ID3. The following table shows these registers.
Table 11-19 Summary of the Performance Monitors Component Identification Registers
Register | Value | Offset |
---|---|---|
PMCIDR0 |
|
|
PMCIDR1 |
|
|
PMCIDR2 |
|
|
PMCIDR3 |
|
|
The PMCIDR0 characteristics are:
Off | DLK | OSLK | EPMAD | SLK | Default |
---|---|---|---|---|---|
- | - | - | - | RO | RO |
Table 11-20 PMCIDR0 bit assignments
Bits | Name | Function | ||
---|---|---|---|---|
[31:8] | - |
Reserved, RES0
|
||
[7:0] | PRMBL_0 |
|
0xFF0
.The PMCIDR1 characteristics are:
Off | DLK | OSLK | EPMAD | SLK | Default |
---|---|---|---|---|---|
- | - | - | - | RO | RO |
Table 11-21 PMCIDR1 bit assignments
Bits | Name | Function | ||
---|---|---|---|---|
[31:8] | - |
Reserved, RES0
|
||
[7:4] | CLASS |
|
||
[3:0] | PRMBL_1 |
|
0xFF4
.The PMCIDR2 characteristics are:
Off | DLK | OSLK | EPMAD | SLK | Default |
---|---|---|---|---|---|
- | - | - | - | RO | RO |
Table 11-22 PMCIDR2 bit assignments
Bits | Name | Function | ||
---|---|---|---|---|
[31:8] | - | Reserved, RES0
|
||
[7:0] | PRMBL_2 |
|
0xFF8
.The PMCIDR3 characteristics are:
Off | DLK | OSLK | EPMAD | SLK | Default |
---|---|---|---|---|---|
- | - | - | - | RO | RO |
Table 11-23 PMCIDR3 bit assignments
Bits | Name | Function | ||
---|---|---|---|---|
[31:8] | - |
Reserved, RES0
|
||
[7:0] | PRMBL_3 |
|
0xFFC
.