Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
ARM® Cortex®-A72 MPCore Processor Technical Reference ManualRevision r0p2
Home > Functional Description > Interfaces > Power management interface

2.2.9 Power management interface

The processor provides Q-channel interfaces that enable an external power controller to control the retention state of each core and the L2 RAMs.

Related information
Processor dynamic retention
L2 RAMs dynamic retention
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved. 
Home > Functional Description > Interfaces > Power management interface