3.2.8 AArch32 execution modes

ARMv7 and earlier versions of the ARM architecture, define a set of named processor modes, including modes that correspond to different exception types. For compatibility, AArch32 state retains these processor modes.

The following table shows the AArch32 processor modes, and the Exception level of each mode.

Table 3-2 AArch32 processor modes and associated Exception levels

AArch32 processor mode EL3 using Security state Exception level
User AArch32 or AArch64 Non-secure or Secure EL0
System, FIQ, IRQ, Supervisor, AArch64 Non-secure or Secure EL1
Abort, Undefined AArch32 Non-secure EL1
    Secure EL3
Hyp AArch32 or AArch64 Non-secure only EL2
Monitor AArch32 Secure only EL3
When the EL3 using column of The following table shows:
AArch64The row refers to information shown in figure Figure 3-1 ARMv8 security model when EL3 is using AArch64.
AArch32The row refers to information shown in figure Figure 3-2 ARMv8 security model when EL3 is using AArch32.
A processor mode name does not indicate the current Security state. To distinguish between a mode in Secure state and the equivalent mode in Non-secure state, the mode name is qualified as Secure or Non-secure. For example, a description of AArch32 operation in EL1 might relate to the Secure FIQ mode, or to the Non-secure FIQ mode.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.