4.3.7 AArch32 Auxiliary Feature Register 0, EL1

The processor does not implement ID_AFR0_EL1. This register is always RES0.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.