4.3.37 Hyp Auxiliary Configuration Register

The processor does not implement HACR_EL2 in AArch64 state. This register is RES0 in EL2 and EL3.
The processor does not implement HACR in AArch32 state. This register is RES0 in Hyp mode and in Monitor mode when SCR.NS is 1.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.