4.4.15 c15 registers

The following table shows the System registers when CRn is c15 and the processor is in AArch32 state.

Table 4-98 c15 register summary

op1 CRm op2 Name Type Reset Description
0 c0 0 IL1DATA0 RW UNK 4.3.62 Instruction L1 Data n Register, EL1.
  1 IL1DATA1
  2 IL1DATA2
  3 IL1DATA3
  c1 0 DL1DATA0 RW UNK 4.3.63 Data L1 Data n Register, EL1.
  1 DL1DATA1
  2 DL1DATA2
  3 DL1DATA3
  4 DL1DATA4
  c4 0 RAMINDEXa WO - 4.3.64 RAM Index operation.
1 c0 0 L2ACTLR RW 0x00000010b L2 Auxiliary Control Register. See .
  c3 0 CBAR RO -c 4.5.24 Configuration Base Address Register.
a RAMINDEX is a system operation.
b The reset value is 0x00000010 for an ACE interface and 0x00004018 for a CHI interface.
c The reset value depends on the primary input, PERIPHBASE[43:18].
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.