4.5.4 Virtualization Multiprocessor ID Register

The VMPIDR characteristics are:
Holds the value of the Virtualization Multiprocessor ID. This is the value returned by Non-secure EL1 reads of MPIDR. .
Usage constraints
The accessibility to the VMPIDR in AArch32 state by Exception level is:
EL0 EL1(NS) EL1(S) EL2 EL3(SCR.NS = 1) EL3(SCR.NS = 0)
- - - RW RW -
The VMPIDR is:
  • A Banked EL2 register.
  • Architecturally mapped to the AArch64 VMPIDR_EL2 register.
See the register summary in Table 4-84 c0 register summary.
The following figure shows the VMPIDR bit assignments.
Figure 4-81 VMPIDR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the VMPIDR bit assignments.

Table 4-117 VMPIDR bit assignments

Bits Name Function
[31:0] VMPIDR MPIDR value returned by Non-secure EL1 reads of the MPIDR. For information on the subdivision of this value, see 4.5.3 Multiprocessor Affinity Register.
To access the VMPIDR, read or write the CP15 register with:
MRC p15, 4, <Rt>, c0, c0, 5; Read Virtualization Multiprocessor ID Register
MCR p15, 4, <Rt>, c0, c0, 5; Write Virtualization Multiprocessor ID Register
Related information
4.5.3 Multiprocessor Affinity Register
4.3.29 Virtualization Multiprocessor ID Register, EL2
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.