Non-Confidential | ![]() | ARM 100095_0002_04_en | ||
| ||||
Home > Level 1 Memory System > L1 data memory system > Cache disabled behavior |
When you clear the C bit in the CP15 System Control Register for a given processor, data caching is disabled and no new cache lines are allocated to the L1 data cache and L2 cache because of data requests from that processor. This is important when cleaning and invalidating the caches for power down.