Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
ARM® Cortex®-A72 MPCore Processor Technical Reference ManualRevision r0p2
Home > Debug > Memory-mapped register descriptions > External Debug Integration Mode Control Register

10.8.5 External Debug Integration Mode Control Register

The EDITCTRL characteristics are:
Purpose
Enables the external debug to switch from its default mode into integration mode, where test software can control directly the inputs and outputs of the processor, for integration testing or topology detection.
Usage constraints
Accessible through the internal memory-mapped interface and the external debug interface. The access conditions are:
Off DLK OSLK EDAD SLK Default
Error Error Error - RO RW
Table 11-1 External register access conditions describes the access conditions.
Configurations
EDITCTRL is in the Core power domain.
Attributes
See 10.7 Memory-mapped register summary.
The following figure shows the EDITCTRL bit assignments.
Figure 10-11 EDITCTRL bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the EDITCTRL bit assignments.

Table 10-15 EDITCTRL bit assignments

Bits Name Function
[31:1] - Reserved, RES0.
[0] IME
When IME is set to 1, the device reverts to an integration mode to enable integration testing or topology detection:
0Normal operation.
1Integration mode enabled.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved. 
Home > Debug > Memory-mapped register descriptions > External Debug Integration Mode Control Register