10.10 External debug interface

The system can access memory-mapped debug registers through the APB interface.

The APB interface is compliant with the AMBA 3 APB interface.
The following figure shows the debug interface implemented in the Cortex-A72 processor. For more information on these signals, see the ARM® CoreSight™ Architecture Specification.
Figure 10-23 External debug interface, including APBv3 slave port
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

This section contains the following subsections:
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.