11.4 AArch64 PMU register descriptions

This section describes the Cortex-A72 processor PMU registers in AArch64 state.

Table 11-3 PMU register summary in AArch64 state provides cross-references to individual registers.
This section contains the following subsections:
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.