12.6.1 CTI Device Identification register

The CTIDEVID characteristics are:
Purpose
Describes the CTI component to the debugger.
Usage constraints
Accessible through the internal memory-mapped interface and the external debug interface. The access conditions are:
Off DLK OSLK EDAD SLK Default
- - - - RO RO
Table 12-3 Cross trigger register summary describes the access conditions.
Configurations
CTIDEVID is in the Debug power domain.
Attributes
See 12.5 Cross trigger register summary.
The following figure shows the CTIDEVID bit assignments.
Figure 12-2 CTIDEVID bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the CTIDEVID bit assignments.

Table 12-6 CTIDEVID bit assignments

Bits Name Function
[31:26] - Reserved, RES0.
[25:24] INOUT
Input and output options. Indicates the presence of an input gate. The possible values are:
0b00CTIGATE does not mask propagation of input events from external channels.
0b01CTIGATE masks propagation of input events from external channels.
[23:22] - Reserved, RES0.
[21:16] NUMCHAN
Number of channels implemented. The value is:
0b000100Four channels implemented.
[15:14] -
Reserved, RES0.
[13:8] NUMTRIG
Number of triggers implemented. The value is:
0b001000Eight triggers implemented.
[7:5] - Reserved, RES0.
[4:0] EXTMAXNUM
Maximum number of external triggers implemented. The value is:
0b00000No external triggers implemented.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.