13.7.1 Trace Configuration Register

The TRCCONFIGR characteristics are:
Purpose
Controls the tracing options.
Usage constraints
Only accepts writes when the trace unit is disabled.
Configurations
Available in all configurations.
Attributes
A 32-bit RW trace register.
The following figure shows the TRCCONFIGR bit assignments.
Figure 13-2 TRCCONFIGR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the TRCCONFIGR bit assignments.

Table 13-4 TRCCONFIGR bit assignments

Bits Name Function
[31:13] - Reserved, RES0.
[12] RS
Enables the return stack. The possible values are:
0Disables the return stack.
1Enables the return stack.
[11] TS
Enables global timestamp tracing. The possible values are:
0Disables global timestamp tracing.
1Enables global timestamp tracing.
[10:8] - Reserved, RES0.
[7] VMID
Enables VMID tracing. The possible values are:
0Disables VMID tracing.
1Enables VMID tracing.
[6] CID
Enables context ID tracing. The possible values are:
0Disables context ID tracing.
1Enables context ID tracing.
[5] - Reserved, RES0.
[4] CCI
Enables cycle counting instruction trace. The possible values are:
0Disables cycle counting instruction trace
1Enables cycle counting instruction trace
[3] BB
Enables branch broadcast mode. The possible values are:
0Disables branch broadcast mode.
1Enables branch broadcast mode.
[2:1] - Reserved, RES0.
[0] - Reserved, RES1.
The TRCCONFIGR can be accessed through the internal memory-mapped interface and the external debug interface, offset 0x010.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.