13.7.24 Address Comparator Access Type Registers

The TRCACATRn characteristics are:
Purpose
Defines the type of access for the corresponding TRCACVRn Register. This register configures the parameters of the address comparator for:
  • Context type.
  • Exception levels.
  • Alignment.
  • Masking.
  • Behavior when it is one half of an address range comparator.

Note

The range of n for TRCACATRn is 0 to 7.
Usage constraints
  • Only accepts writes when the trace unit is disabled.
  • Constrained UNPREDICTABLE behavior of a comparator resource occurs if:
    • TYPE is 0 and DATAMATCH is 0b01, 0b10, or 0b11.
    • DATAMATCH is 0b01, 0b10, or 0b11 and software programs an address comparator to control ViewData.
    In these scenarios, the comparator might match unexpectedly or might not match.
  • If software uses two single address comparators as an address range comparator then it must program the corresponding TRCACATRs with identical values in the following fields:
    • TYPE.
    • CONTEXTTYPE.
    • CONTEXT.
    • EXLEVEL_S.
    • EXLEVEL_NS.
Configurations
The number TRCACATRs is eight and is set by twice the size of TRCIDR4.NUMACPAIRS.
Attributes
A 64-bit RW trace register.
The following figure shows the TRCACATRn bit assignments.
Figure 13-25 TRCACATR
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the TRCACATRn bit assignments.

Table 13-27 TRCACATRn bit assignments

Bits Name Function
[63:16] - Reserved, RES0.
[15:12] EXLEVEL_NS
Each bit controls whether a comparison can occur in Non-secure state for the corresponding Exception level. The possible values are:
0The trace unit can perform a comparison, in Non-secure state, for Exception level n.
1The trace unit does not perform a comparison, in Non-secure state, for Exception level n.

Note

The bit to Exception level mapping is:
Bit[12]Exception level 0.
Bit[13]Exception level 1.
Bit[14]Exception level 2.
Bit[15]Always RES0.
[11:8] EXLEVEL_S
Each bit controls whether a comparison can occur in Secure state for the corresponding Exception level. The possible values are:
0The trace unit can perform a comparison, in Secure state, for Exception level n.
1The trace unit does not perform a comparison, in Secure state, for Exception level n.

Note

The bit to Exception level mapping is:
Bit[8]Exception level 0.
Bit[9]Exception level 1.
Bit[10]Always RES0.
Bit[11]Exception level 3.
[7:4] - Reserved, RES0.
[3:2] Context type
Controls whether the trace unit performs a Context ID comparison, a VMID comparison, or both comparisons:
0b00The trace unit does not perform a Context ID comparison.
0b01The trace unit performs a Context ID comparison using the Context ID comparator that the CONTEXT field specifies, and signals a match if both the Context ID comparator matches and the address comparator match.
0b10The trace unit performs a VMID comparison using the VMID comparator that the CONTEXT field specifies, and signals a match if both the VMID comparator and the address comparator match.
0b11The trace unit performs a Context ID comparison and a VMID comparison using the comparators that the CONTEXT field specifies, and signals a match if the Context ID comparator matches, the VMID comparator matches, and the address comparator matches.
[1:0] Type Type is RES0 when TRCIDR4.SUPPDAC is 0b0.
The TRCACATRn can be accessed through the internal memory-mapped interface and the external debug interface, offset 0x480-0x4B8.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.