13.7.29 Trace Integration Miscellaneous Input Register

The TRCITMISCIN characteristics are:
Enables the values of signal inputs to be read when TRCITCTRL.IME is set.
Usage constraints
There are no usage constraints.
Available in all configurations.
See 13.6 Register summary.
The following figure shows the TRCITMISCIN bit assignments.
Figure 13-30 TRCITMISCIN bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the TRCITMISCIN bit assignments.

Table 13-32 TRCITMISCIN bit assignments

Bits Name Function
[31:4] - Reserved, RES0.
[3:0] ETMEXTIN[3:0] Returns the value of the ETMEXTIN[3:0] inputs.
The TRCITMISCIN can be accessed through the internal memory-mapped interface and the external debug interface, offset 0xEE0.
Related information
13.7.34 Trace Integration Mode Control register
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.