13.7.30 Trace Integration Test ATB Data Register 0

The TRCITATBDATA0 characteristics are:
Controls signal outputs when TRCITCTRL.IME is set.
Usage constraints
There are no usage constraints.
Available in all configurations.
See 13.6 Register summary.
The following figure shows the TRCITATBDATA0 bit assignments.
Figure 13-31 TRCITATBDATA0 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the TRCITATBDATA0 bit assignments.

Table 13-33 TRCITATBDATA0 bit assignments

Bits Name Function
[31:5] - Reserved, RES0.
[4] ATDATAM[31] Drives the ATDATAM[31] output
[3] ATDATAM[23] Drives the ATDATAM[23] output
[2] ATDATAM[15] Drives the ATDATAM[15] output
[1] ATDATAM[7] Drives the ATDATAM[7] output
[0] ATDATAM[0] Drives the ATDATAM[0] output
The TRCITATBDATA0 can be accessed through the internal memory-mapped interface and the external debug interface, offset 0xEEC.
Related information
13.7.34 Trace Integration Mode Control register
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.