13.8.2 Effect of debug double lock on trace
All trace register accesses through the memory-mapped and
external debug interfaces behave as if the processor power domain
is powered down when debug double lock is set. For more information
on debug double lock, see the ARM® Architecture
Reference Manual ARMv8.