ARM Cortex-A72 MPCore Processor Technical Reference Manual : A.6 Generic Timer signals

Non-Confidential

ARM 100095_0002_04_en

ARM^® Cortex^®-A72 MPCore Processor Technical Reference Manual

Revision r0p2

Home > Signal Descriptions > Generic Timer signals

A.6 Generic Timer signals

The following table shows the Generic Timer signals.

Table A-5 Generic Timer signals

Signal	Type	Description
CNTVALUEB[63:0]	Input	Global system counter value in binary format
CNTCLKEN	Input	Counter clock enable
nCNTPNSIRQ[N:0]	Output	Non-secure physical timer interrupt
nCNTPSIRQ[N:0]	Output	Secure physical timer interrupt
nCNTHPIRQ[N:0]	Output	Hypervisor physical timer interrupt
nCNTVIRQ[N:0]	Output	Virtual timer interrupt

Non-Confidential	PDF version	ARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.

Home > Signal Descriptions > Generic Timer signals