A.10.1 Clock and configuration signals

The following table shows the clock and configuration signals for the ACE interface.

Table A-17 Clock and configuration signals

Signal Type Description
ACLKENM Input AXI master bus clock enable.
ACINACTM Input
Snoop interface is inactive.
When this signal is HIGH, the snoop address channel stops accepting requests by deasserting ACREADYM. Snoop requests that were accepted before deasserting ACREADYM are serviced.
Related information
2.3 Clocking and resets
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.