The following sections describe how the Cortex-A72 processor implementation differs from the preferred AArch32 UNPREDICTABLE behaviors.
B.1.1 Use of R15 by instruction.
B.1.2 Load or store accesses that span a page boundary.