B.1.1 Use of R15 by instruction

The Cortex-A72 processor does not implement a Read 0 policy on UNPREDICTABLE use of R15 by instruction. Instead, the processor reads the PC with the standard offset that applies for the current instruction set with alignment to a word boundary.
Word-alignment of the PC is imposed for all T32 instructions that are either:
  • Defined as loads in the definition of PMU event 0x70.
  • Defined as stores in the definition of PMU event 0x71.
With the notable exceptions to this alignment policy that:
  • The PC value for TBB and TBH instructions is explicitly not forced to a word-aligned value. TBB and TBH are technically PMU loads but for the processor to comply with the architecture, it cannot force the PC to a word-aligned value for these instructions.
  • The PC value for ADR instructions is explicitly forced to a word-aligned value. ADR is not a PMU load or a PMU store, but the architecture specifies word-aligned PC for ADR instructions.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.