B.2.12 Address-matching Vector catch on 32-bit T32 instruction at vector+2

The processor implements:
  • Does match, unless it is the first instruction following a discontinuity, a branch, in which case it matches on the following instruction.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.