B.2.17 Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed

The processor behaves as follows:
  • Generates debug event and Halt no later than the instruction following the next Context Synchronization operation (CSO) excluding ISB instruction.
Non-ConfidentialPDF file icon PDF versionARM 100095_0002_04_en
Copyright © 2014-2016 ARM. All rights reserved.