|Home > Introduction > Introduction > Compliance|
The processor complies with, or implements, the relevant Arm® architectural standards and protocols, and relevant external standards.
This book complements architecture reference manuals, architecture specifications, protocol specifications, and relevant external standards. It does not duplicate information from these sources.
The processor is compliant with the following:
The processor provides external interfaces that comply with the AMBA 5 AHB5 protocol. The processor also implements interfaces for CoreSight and other debug components using the APB4 protocol and ATBv1.1 part of the AMBA 4 ATB protocol.
For more information, see the:
The processor also provides a Q-Channel interface. See the AMBA® Low Power Interface Specification Arm® Q-Channel and P-Channel Interfaces
The debug features of the processor implement the Arm debug interface architecture.
See the Arm® Debug Interface Architecture Specification, ADIv5.0 to ADIv5.2
The trace features of the processor implement the Arm Embedded Trace Macrocell (ETM) v4.2 architecture.
See the Arm® CoreSight™ ETM‑M33 Technical Reference Manual for more information.
The Cortex®‑M33 processor with FPU supports single-precision arithmetic as defined by the FPv5 architecture that is part of the Armv8‑M architecture. The FPU provides floating-point computation functionality that is compliant with the ANSI/IEEE Std 754-2008, IEEE Standard for Binary Floating-Point Arithmetic.