A1.3 Processor configuration options

The Cortex®‑M33 processor has configurable options that you can set during the implementation and integration stages to match your functional requirements.

The following table shows the processor configurable options available at implementation time.

Feature Options
Floating-point No floating-point.
Single-precision floating-point only.
DSP Extension No Armv8‑M DSP Extension.
Armv8‑M DSP Extension supported, including the following instruction classes:
  • Pack halfword.
  • Saturating.
  • Arithmetic.
  • Reverse bits/bytes.
  • Select bytes.
  • Sign-extend.
  • Sum of absolute differences.
  • SIMD arithmetic.
  • Extended signed multiplies with overflow detection.
  • Extended signed multiplies with optional rounding.
  • SIMD multiplies with overflow detection.
  • Extended unsigned multiply.
Security Extension No Armv8‑M Security Extension.
Armv8‑M Security Extension.
Non-secure protected memory regions 0 region, 4 regions, 8 regions, 12 regions, or 16 regions.
Secure protected memory regions 0 region, 4 regions, 8 regions, 12 regions, or 16 regions when the Armv8‑M Security Extension is included.
Security Attribution Unit (SAU) 0 region, 4 regions, or 8 regions when the Armv8‑M Security Extension is included.
Interrupts 1-480 interrupts. To support non-contiguous mapping, you can remove individual interrupts.
Number of bits of interrupt priority Between three and eight bits of interrupt priority, between 8 and 256 levels of priority implemented.
Debug watchpoints and breakpoints Minimal debug. No Halting debug or memory and peripheral access.
Reduced set. Two data watchpoint comparators and four breakpoint comparators.
Full set. Four data watchpoint comparators and eight breakpoint comparators.
ITM and Data Watchpoint and Trace (DWT) trace functionality No ITM or DWT trace.
Complete ITM and DWT trace.
Embedded Trace Macrocell (ETM) No ETM support.
ETM instruction execution trace.
Micro Trace Buffer (MTB) No MTB support.
MTB instruction trace.
Cross Trigger Interface (CTI) No CTI.
CTI included.
Wake-up Interrupt Controller (WIC) No WIC controller.
WIC controller included.
External coprocessor interface No support for coprocessor hardware.
Support for coprocessor hardware.
Non-ConfidentialPDF file icon PDF version100230_0004_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.