Chapter A1 Introduction

This chapter introduces the Cortex®‑M33 processor and its features, configurable options, and product documentation.

Note:

A Cortex‑M33 Debug Access Port (DAP) and a Cortex‑M33 Trace Port Interface Unit (TPIU), which form part of an example system, are included in the Cortex‑M33 processor deliverables. As a result, your implementation might include a Cortex‑M33 DAP and a Cortex‑M33 TPIU.
It contains the following sections:
Non-ConfidentialPDF file icon PDF version100230_0004_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.