A1.4.7 MTB

The MTB provides a simple low-cost execution trace solution for the Cortex®‑M33 processor.

Trace is written to an SRAM interface, and can be extracted using a dedicated AHB slave interface (M-AHB) on the processor. The MTB can be controlled by memory mapped registers in the PPB region or by events generated by the DWT or through the CTI.

See the Arm® CoreSight™ MTB-M33 Technical Reference Manual for more information.

Non-ConfidentialPDF file icon PDF version100230_0004_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.