C1.1.2 Debugger actions for identifying the processor

When a debugger identifies the SCS from its CoreSight™ identification, it can identify the processor and its revision number from the CPUID register in the SCS at address 0xE000ED00.

A debugger cannot rely on the Cortex®‑M33 Processor ROM table being the first ROM table encountered. One or more system ROM tables might be included between the access port and the processor ROM table if other CoreSight components are in the system. If a system ROM table is present, it can include a unique identifier for the implementation.

Non-ConfidentialPDF file icon PDF version100230_0004_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.