C3.2 DWT programmers model

The following table shows the DWT registers. Depending on the implementation of your processor, some of these registers might not be present. Any register that is configured as not present reads as zero.

Table C3-1 DWT register summary

Address offset Name Type Reset value Description
0xE0001000 DWT_CTRL RW Possible reset values are:
0x2800000Reduced DWT with no ITM trace.
0x2000000 Reduced DWT with ITM trace.
0x4800000 Full DWT with no ITM trace.
0x4000000Full DWT with ITM trace.

Control Register.

0xE0001004 DWT_CYCCNT RW 0x00000000 Cycle Count Register
0xE0001008 DWT_CPICNT RW - CPI Count Register
0xE000100C DWT_EXCCNT RW - Exception Overhead Count Register
0xE0001010 DWT_SLEEPCNT RW - Sleep Count Register
0xE0001014 DWT_LSUCNT RW - LSU Count Register
0xE0001018 DWT_FOLDCNT RW - Folded-instruction Count Register
0xE000101C DWT_PCSR RO - Program Counter Sample Register
0xE0001020 DWT_COMP0 RW - Comparator Register0
0xE0001028 DWT_FUNCTION0 RW 0x58000000 Function Register0
0xE0001030 DWT_COMP1 RW - Comparator Register1
0xE0001038 DWT_FUNCTION1 RW Possible reset values are:
0xF0000000Reduced DWT.
0xD0000000Full DWT.
Function Register1
0xE0001040 DWT_COMP2 RW - Comparator Register2
0xE0001048 DWT_FUNCTION2 RW 0x50000000 Function Register2
0xE0001050 DWT_COMP3 RW - Comparator Register3
0xE0001058 DWT_FUNCTION3 RW Possible reset values are:
0x50000000Reduced DWT.
0xF0000000Full DWT.
Function Register3
0xE0000FCB DWT_DEVARCH RO 0x47701A02 Device Type Architecture register
0xE0000FCC DWT_DEVTYPE RO 0x00000000 Device Type Identifier register
0xE0001FD0 DWT_PID4 RO 0x00000004 Peripheral identification registers
0xE0001FD4 DWT_PID5 RO 0x00000000
0xE0001FD8 DWT_PID6 RO 0x00000000
0xE0001FDC DWT_PID7 RO 0x00000000
0xE0001FE0 DWT_PIDR0 RO 0x00000021
0xE0001FE4 DWT_PIDR1 RO 0x000000BD
0xE0001FE8 DWT_PIDR2 RO 0x0000000B
0xE0001FEC DWT_PIDR3 RO 0x00000000a
0xE0001FF0 DWT_CIDR0 RO 0x0000000D Component identification registers
0xE0001FF4 DWT_CIDR1 RO 0x00000090
0xE0001FF8 DWT_CIDR2 RO 0x00000005
0xE0001FFC DWT_CIDR3 RO 0x000000B1

DWT registers are described in the Armv8‑M Architecture Reference Manual. Peripheral Identification and Component Identification registers are described in the CoreSight™ Components Technical Reference Manual.

Non-ConfidentialPDF file icon PDF version100230_0004_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.