B.3.5 Integration Test FIFO Test Data 0 Register

The Integration Test FIFO Test Data 0 Register, ITFTTD0, controls trace data integration testing.

Usage constraints
You must set bit[1] of TPIU_ITCTRL to use this register. See B.3.9 Integration Mode Control.
Configurations
Available in all configurations.
Attributes
See Table   B-1 TPIU registers.

The following figure shows the Integration Test FIFO Test Data 0 Register data bit assignments.

Figure B-6 ITFTTD0 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the ITFTTD0 bit assignments.

Table B-6 ITFTTD0 bit assignments

Bits Name Function
[31:30] - Reserved.
[29] ATB Interface 2 ATVALID input Returns the value of the ATB Interface 2 ATVALID signal.
[28:27] ATB Interface 2 byte count Number of bytes of ATB Interface 2 trace data since last read of of this register.
[26] ATB Interface 1 ATVALID input Returns the value of the ATB Interface 1 ATVALID signal.
[25:24] ATB Interface 1 byte count Number of bytes of ATB Interface 1 trace data since last read of this register.
[23:16] ATB Interface 1 data 2 ATB Interface 1 trace data. The TPIU discards this data when the register is read.
[15:8] ATB Interface 1 data 1
[7:0] ATB Interface 1 data 0
Non-ConfidentialPDF file icon PDF version100230_0004_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.