B.3.6 Integration Test ATB Control Register 2

The Integration Test ATB Control 2 Register, ITATBCTR2, controls integration test.

Usage constraints
You must set bit[0] of TPIU_ITCTRL to use this register. See B.3.9 Integration Mode Control.
Configurations
Available in all configurations.
Attributes
See Table   B-1 TPIU registers.

The following figure shows the ITATBCTR2 bit assignments.

Figure B-7 ITATBCTR2 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the ITATBCTR2 bit assignments.

Table B-7 ITATBCTR2 bit assignments

Bits Name Function
[1] AFVALID1S, AFVALID2S This bit sets the value of both the ATB Interface 1 and 2 AFVALID outputs, if the TPIU is in integration test mode.
[0] ATREADY1S, ATREADY2S This bit sets the value of both the ATB Interface 1 and 2 ATREADY outputs, if the TPIU is in integration test mode.
Non-ConfidentialPDF file icon PDF version100230_0004_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.