B.3.9 Integration Mode Control

The Integration Mode Control register, TPIU_ITCTRL, specifies normal or integration mode for the TPIU.

Usage constraints
There are no usage constraints.
Configurations
Available in all configurations.
Attributes
See Table   B-1 TPIU registers.

The following figure shows the TPIU_ITCTRL bit assignments.

Figure B-10 TPIU_ITCTRL bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TPIU_ITCTRL bit assignments.

Table B-10 TPIU_ITCTRL bit assignments

Bits Name Function
[31:2] - Reserved.
[1:0] Mode

Specifies the current mode for the TPIU:

0b00Normal mode.
0b01Integration test mode.
0b10Integration data test mode.
0b11Reserved.

In integration data test mode, the trace output is disabled, and data can be read directly from each input port using the integration data registers.

Non-ConfidentialPDF file icon PDF version100230_0004_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.