B.3.10 Device Configuration Register

The Device Configuration register, TPIU_DEVID, indicates the functions that are provided by the TPIU for use in the topology detection.

Usage constraints
There are no usage constraints.
Configurations
Available in all configurations.
Attributes
See Table   B-1 TPIU registers.

The following figure shows the TPIU_DEVID bit assignments.

Figure B-11 TPIU_DEVID bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TPIU_DEVID bit assignments.

Table B-11 TPIU_DEVID bit assignments

Bits Name Function
[31:12] - Reserved.
[11] NRZVALID

Indicates support for SWO using UART/NRZ encoding.

Always RAO. The output is supported.

[10] MANCVALID

Indicates support for SWO using Manchester encoding.

Always RAO. The output is supported.

[9] PTINVALID

Indicates support for parallel trace port operation.

Always RAZ. Trace data and clock modes are supported.

[8:6] FIFOSZ

Indicates the minimum implemented size of the TPIU output FIFO for trace data:

0b010
Four bytes.
[5:0] Number of trace inputs

Specifies the number of trace inputs:

0b000000One input.
0b000001Two inputs.
Non-ConfidentialPDF file icon PDF version100230_0004_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.