B.3.4 TRIGGER Register

The TRIGGER Register controls the integration test TRIGGER input.

Usage constraints
There are no usage constraints.
Configurations
Available in all configurations.
Attributes
See Table   B-1 TPIU registers.

The following figure shows the TRIGGER bit assignments.

Figure B-5 TRIGGER bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRIGGER bit assignments.

Table B-5 TRIGGER bit assignments

Bits Name Function
[31:1] - Reserved
[0] TRIGGER input value When read, this bit returns the TRIGGER input
Non-ConfidentialPDF file icon PDF version100230_0004_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.