A2.3.7 Trace flush behavior

The ETM-M33 observes events that can be confirmed to have reached the trace bus output with the use of the ATB flush protocol. The ATB port must be flushed when an instruction trace is required.

The ETM-M33 internally flushes instruction trace whenever the flush request is seen. When the processor enters a low power state, this also causes instruction trace to be output from the ETM-M33.

Non-ConfidentialPDF file icon PDF versionARM 100232_0002_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.