A3.2.1 Controlling ETM-M33 programming

When programming the ETM-M33 registers, you must enable all the changes at the same time.

For example, if the counter is reprogrammed, it might start to count based on incorrect events, before the trigger condition has been correctly set up.

To disable instruction trace operations during programming, use:

  • The trace program enable bit in the TRCPRGCTLR.
  • The TRCSTATR to indicate the ETM-M33 status.

The following figure shows the procedure to use.

Figure A3-1 Programming ETM registers
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The Cortex®‑M33 processor does not have to be in debug state while you program the ETM-M33 registers.

Non-ConfidentialPDF file icon PDF versionARM 100232_0002_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.