B1.12 Trace ID Register

The TRCTRACEIDR sets the trace ID on the trace bus.

Usage constraints
In a CoreSight system, writing of reserved trace ID values, 0x00 and 0x70-0x7F, is unpredictable. This register must always be programmed as part of the trace unit initialization.
Only accepts writes when the trace unit is disabled.
Configurations
Available in all configurations.
Attributes
See the register summary in Table B1-1 ETM-M33 register summary and Table B1-2 General control and ID registers.

The following figure shows the TRCTRACEIDR bit assignments.

Figure B1-10 TRCTRACEIDR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRCTRACEIDR bit assignments.

Table B1-20 TRCTRACEIDR bit assignments

Bits Name Function
[31:7] - res0.
[6:0] TRACEID

Trace ID value. This provides the instruction trace ID.

Non-ConfidentialPDF file icon PDF versionARM 100232_0002_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.