B1.15 ID Register 8-13

The TRCIDRn indicates information about the implemented trace stream.

Usage constraints
There are no usage constraints.
Configurations
These registers are available in all configurations.
Attributes
See the register summary in Table B1-1 ETM-M33 register summary and Table B1-5 Implementation specific and identification registers.

The following figure shows the TRCIDR8 bit assignments.

Figure B1-13 TRCIDR8 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRCIDR8 bit assignments.

Table B1-23 TRCIDR8 bit assignments

Bits Name Function
[31:0] MAXSPEC Indicates the maximum speculation depth of the instruction trace stream. This is the maximum number of P0 elements that have not been committed in the trace stream at any one time.
0x00000000Maximum trace speculation depth is zero.

The following figure shows the TRCIDR9 bit assignments.

Figure B1-14 TRCIDR9 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRCIDR9 bit assignments.

Table B1-24 TRCIDR9 bit assignments

Bits Name Function
[31:0] NUMP0KEY Indicates the number of P0 right-hand keys that are used:
0x00000000No P0 keys used in instruction trace.

The following figure shows the TRCIDR10 bit assignments.

Figure B1-15 TRCIDR10 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRCIDR10 bit assignments.

Table B1-25 TRCIDR10 bit assignments

Bits Name Function
[31:0] NUMP1KEY Indicates the total number of P1 right-hand keys, including normal and special keys:
0x00000000No P1 right-hand keys used in instruction trace.

The following figure shows the TRCIDR11 bit assignments.

Figure B1-16 TRCIDR11 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRCIDR11 bit assignments.

Table B1-26 TRCIDR11 bit assignments

Bits Name Function
[31:0] NUMP1SPC Indicates the number of special P1 right-hand keys.
0x00000000No special P1 right-hand keys used in any configuration.

The following figure shows the TRCIDR12 bit assignments.

Figure B1-17 TRCIDR12 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRCIDR12 bit assignments.

Table B1-27 TRCIDR12 bit assignments

Bits Name Function
[31:0] NUMCONDKEY Indicates the total number of conditional instruction right-hand keys, including normal and special keys:
0x00000001One conditional instruction right-hand key implemented.

The following figure shows the TRCIDR13 bit assignments.

Figure B1-18 TRCIDR13 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRCIDR13 bit assignments.

Table B1-28 TRCIDR13 bit assignments

Bits Name Function
[31:0] NUMCONDSPC This indicates the number of special conditional instruction right-hand keys.
0x00000000No special conditional instruction right-hand keys implemented.
Non-ConfidentialPDF file icon PDF versionARM 100232_0002_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.