B1.4 Trace Configuration Register

The TRCCONFIGR sets the basic tracing options for the trace unit.

Usage constraints
This register must always be programmed as part of the trace unit initialization.
Only accepts writes when the trace unit is disabled.
Configurations
Available in all configurations.
Attributes
See the register summary in Table B1-1 ETM-M33 register summary and Table B1-2 General control and ID registers.

The following figure shows the TRCCONFIGR bit assignments.

Figure B1-3 TRCCONFIGR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRCCONFIGR bit assignments.

Table B1-13 TRCCONFIGR bit assignments

Bits Name Function
[31:13] - res0.
[12] RS

Return stack enable:

0Return stack disabled.
1Return stack enabled.
[11] TS

Global timestamp tracing:

0Global timestamp tracing disabled.
1Global timestamp tracing enabled.

For more global timestamping options, see B1.9 Global Timestamp Control Register.

[10:5] COND

Conditional instruction tracing. The supported values are:

0b0000Conditional instruction tracing is disabled.
0b0001Conditional load instructions are traced.
0b0010Conditional store instructions are traced.
0b0011Conditional load and store instructions are traced.
0b0111All conditional instructions are traced.

All other values are Reserved.

[4] CCI

Cycle counting in instruction trace:

0Cycle counting in instruction trace disabled.
1Cycle counting in instruction trace enabled.

For more cycle counting options, see B1.11 Cycle Count Control Register.

[3] BB

Branch broadcast mode:

0Branch broadcast mode disabled.
1Branch broadcast mode enabled.
[2:0] -

res0.

Non-ConfidentialPDF file icon PDF versionARM 100232_0002_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.