B1.33 Device Architecture Register

The TRCDEVARCH identifies ETM-M33 as an ETMv4.2 component.

Usage constraints
There are no usage constraints.
Configurations
Available in all configurations.
Attributes
See the register summary in Table B1-1 ETM-M33 register summary and Table B1-10 CoreSight management registers.

The following figure shows the TRCDEVARCH bit assignments.

Figure B1-39 TRCDEVARCH bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRCDEVARCH bit assignments.

Table B1-51 TRCDEVARCH bit assignments

Bits Name Function
[31:21] ARCHITECT

Defines the architect of the component:

0x23BARM.
[20] PRESENT

Indicates the presence of this register:

0b1Register is present.
[19:16] REVISION

Architecture revision:

0b0010Architecture revision 4.2.
[15:0] ARCHID

Architecture ID:

0x4A13ETMv4.2 component.
Non-ConfidentialPDF file icon PDF versionARM 100232_0002_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.