B1.11 Cycle Count Control Register

The TRCCCCTLR sets the threshold value for instruction trace cycle counting. The threshold represents the minimum interval between cycle count trace packets.

Usage constraints

Only accepts writes when the trace unit is disabled.

This register must always be programmed as part of the trace unit initialization.

Available in all configurations.
See the register summary in Table B1-1 ETM-M33 register summary and Table B1-2 General control and ID registers.

The following figure shows the TRCCCCTLR bit assignments.

Figure B1-9 TRCCCCTLR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the TRCCCCTLR bit assignments.

Table B1-19 TRCCCCTLR bit assignments

Bits Name Function
[31:12] - res0.
[11:0] THRESHOLD Instruction trace cycle count threshold.
Non-ConfidentialPDF file icon PDF versionARM 100232_0002_00_en
Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved.