|Non-Confidential||PDF version||ARM 100232_0002_00_en|
|Home > ETM-M33 Register Descriptions > ETM-M33 registers > Cycle Count Control Register|
The TRCCCCTLR sets the threshold value for instruction trace cycle counting. The threshold represents the minimum interval between cycle count trace packets.
Only accepts writes when the trace unit is disabled.
This register must always be programmed as part of the trace unit initialization.
The following figure shows the TRCCCCTLR bit assignments.
The following table shows the TRCCCCTLR bit assignments.
Table B1-19 TRCCCCTLR bit assignments
|[11:0]||THRESHOLD||Instruction trace cycle count threshold.|